입고 시 알림 요청
수량 | 가격 |
---|---|
1+ | ₩154,117 |
10+ | ₩147,793 |
25+ | ₩141,469 |
100+ | ₩136,105 |
제품 정보
제품 개요
AD9613 is a dual 12bit, ADC with sampling speeds of up to 210MSPS. The AD9613 is designed to support communications applications where low cost, small size, wide bandwidth and versatility are desired. The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user - selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer(DCS) is provided to compensate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance. Typical application includes communications, diversity radio systems, multimode digital receivers (3G), TD-SCDMA, wiMAX, W-CDMA, CDMA2000, GSM, EDGE, LTE, I/Q demodulation systems, smart antenna systems, general-purpose software radios, ultrasound equipment and broadband data applications.
- SNR of 6 9.5dBFS at 185MHz fIN and 210MSPS
- SFDR = 83dBc at 185MHz fIN and 170MSPS
- 1.8V supply voltage
- LVDS (ANSI-644 levels) outputs
- Integer 1- to-8 input clock divider (625MHz maximum input)
- IF sampling frequencies of up to 400MHz
- ADC clock duty cycle stabilizer and 95dB channel isolation/crosstalk
- Serial port control and energy-saving power-down modes
- 64 lead LFCSP-VQ-EP package
- Operating temperature range from -40°C to 85°C
메모
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
기술 사양
12bit
Differential, Single Ended
Single
1.9V
64Pins
85°C
-
No SVHC (21-Jan-2025)
210MSPS
3 Wire, Serial, SPI
1.7V
LFCSP-VQ-EP
-40°C
Dual 12-Bit Pipelined ADCs
MSL 3 - 168 hours
법률 및 환경
최종후의 중요 제조 공정이 이루어진 국가원산지:Philippines
최종후의 중요 제조 공정이 이루어진 국가
RoHS
RoHS
제품 준수 증명서