MAX14824GTG+

The MAX14824GTG+ is an IO-link master transceiver in 24 pin TQFN package. The IO-Link master interface that integrates an IO-Link physical layer transceiver with an auxiliary digital input and two linear regulators. High port count IO-Link master applications are supported through in-band SPI addressing and the 12MHz SPI interface minimizes host controller access times. In-band addressing and selectable SPI addresses enable cascading up to 16 devices. The device supports all the IO-Link data rates and features slew-rate-controlled drivers to reduce EMI. The driver drives up to 300mA (min) load current. Internal wake-up circuitry automatically determines the correct wake-up polarity allowing for the use of simple UARTs for wake-up pulse generation. Typical applications include IO-link master controllers, PLC field-bus gateways, high port count IO-link masters and 24V digital inputs and outputs.

• Supply voltage range is 9V to 36V
• Operating temperature range from -40°C to 105°C
• IO link v.1.0 and v.1.1 physical layer compliant
• Supports COM1, COM2 and COM3 data rates
• Push-pull, high-side or low-side outputs
• 1μF C/Q load drive capability
• Generates 500mA wake-up pulse
• Automatic wake-up pulse polarity
• 5V and 3.3V linear regulators
• SPI interface for configuration and monitoring and SPI based chip addressing

애플리케이션

Communications & Networking

경고

Market demand for this product has caused an extension in leadtimes. Delivery dates may fluctuate. Product exempt from discounts.

메모

ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party